Digital Verification Engineer

Neuralink Corp.
South San Francisco, CA, United States
about 1 month ago
Apply on www.indeed.com
Prepare application

Role details

Contract type
Temporary contract
Employment type
Full-time (> 32 hours)
Experience level
Experienced
Experience required
3 years minimum
Compensation
$131,000.0 - $243,000.0
Working hours
Regular working hours
Job source

Tech stack

C++ (Programming Language) Code Coverage Software Debugging Digital Technology Perl (Programming Language) Emulators Formal Verification Field-Programmable Gate Array (FPGA) Make (Software) Python (Programming Language) Unix Shell Reduced Instruction Set Computing
+6 more
SystemC System on a Chip SystemVerilog Tcl (Programming Language) Application Specific Integrated Circuits Physical Design

Job description

We are looking for ASIC Design Verification Engineers with strong CPU, ASIC design and verification fundamentals to work in Neuralink’s System-on-Chip (SoC) department under the Implant Team. This position offers a rare and unique opportunity to have a high impact in realizing state-of-the-art brain-computer interfaces. The team delivers architecture and logic implementation of digital modules with a strong focus in high-throughput low-power digital signal processing (DSP) . We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Requirements

  • Minimum 3 years of experience in digital ASIC verification.
  • Excellence in SystemVerilog.
  • Experience in developing automation flow and scripts such as Python, Perl, Makefile, Tcl and UNIX shell
  • Experience with code coverage and regression setup., * Experience working on complex digital systems from architecture, microarchitecture, RTL, verification and physical design using industry standard tools.
  • Experience on building test benches, testing, and debugging for a complex system-on-chip.
  • Experience in formal verification.
  • Functional modeling experience and logic verification with SystemVerilog, SystemC/C++.
  • Experience with IEEE-1801 (UPF) based design simulation flows
  • Experience with low power gate level simulations
  • Exposure with low power formal verification flows
  • Strong hands-on experience in verification methodologies such as UVM
  • Knowledge of ARM/RISC-V processor, AMBA bus
  • Knowledge of power aware verification
  • Experience with FPGA/emulation
  • Experience with lab system bring up, writing diagnostic, and lab debugging

Benefits & conditions

Pulled from the full job description Parental leave 401(k) Health insurance Vision insurance Dental insurance Commuter assistance Paid holidays, Full-time employees are eligible for the following benefits listed below.

  • An opportunity to change the world and work with some of the smartest and most talented experts from different fields
  • Growth potential; we rapidly advance team members who have an outsized impact
  • Excellent medical, dental, and vision insurance through a PPO plan
  • Paid holidays
  • Commuter benefits
  • Meals provided
  • Equity (RSUs) *Temporary Employees & Interns excluded
  • 401(k) plan *Interns initially excluded until they work 1,000 hours
  • Parental leave *Temporary Employees & Interns excluded
  • Flexible time off *Temporary Employees & Interns excluded

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.indeed.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

59 sec

State of the art in software verification

Onur Kasimlar Onur Kasimlar · World Congress 2025

2:33 min

Why command line interfaces excel as local agent tools

Jan Curn Jan Curn · World Congress 2026 Europe

58 sec

Navigating limitations of local Cosmos DB emulators

Radu Vunvulea Radu Vunvulea · World Congress 2022

3:20 min

Certifying safety-critical automotive software and deploying progressive testing strategies

David Romić · World Congress 2023

1:41 min

Reverting destructive Unix commands with the Undo utility

Chris Heilmann +2 · LIVE

1:49 min

Testing with emulators, simulators, and real devices

Milica Aleksic Milica Aleksic · LIVE

Videos

See all

Related articles

See all